Plots of Cox, Cm, and L versus resistance can be seen in Fig. 5 . Also shown in Fig. 5. are the initial values, based of the typical technology parameters of Table I , used in the optimization routine derived from (3), (5) and (6) respectively. From this figure, it is seen that, as the resistance increases, so do the elements L and C m , while C ox decreases, in a linear fashion. Fig. 6 shows that the substrate resistance R Si decreases, while the substrate capacitance CSi increases as the resistance is increased by increasing the number of line lengths, N.
Plots of Cox, Cm, and L versus resistance can be seen in Fig. 5 . Also shown in Fig. 5 . are the initial values, based of the typical technology parameters of Table I , used in the optimization routine derived from (3), (5) and (6) respectively. From this figure, it is seen that, as the resistance increases, so do the elements L and C m , while C ox decreases, in a linear fashion. Fig. 6 shows that the substrate resistance R Si decreases, while the substrate capacitance CSi increases as the resistance is increased by increasing the number of line lengths, N.
V. CONCLUSIONS
A scalable, physically based, lumped element model was presented that accurately models thin film meander-line resistors at microwave frequencies fabricated in a silicon technology process. The scalable model presented has been verified for various structure sizes. The simulated results are in good agreement with the measured results. This scalable model, with its model parameters, can be easily implemented as a subcircuit in SPICE, making this a good physical model for the RF circuit designer.
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I. INTRODUCTION
Partially-depleted (PD) SOI dynamic-threshold MOS (DTMOS) devices have been receiving a lot of attention owing to their potential for low-voltage VLSI circuit applications. Dynamic-threshold technique was first reported to improve the performance of PD SOI CMOS devices [1] . In the dynamic threshold MOS (DTMOS) technique, the body terminal is connected to the gate terminal making the threshold voltage as function of the gate voltage. PD SOI DTMOS devices can provide a larger drain current owing to a reduced threshold voltage at a gate voltage as compared to the device without the dynamic-threshold technique. Owing to their advantages, PD SOI DTMOS devices are especially suitable for realizing low-voltage (0.6 V or smaller) VLSI circuits. Recently, low-power VLSI circuits using PD SOI DTMOS devices have been reported [2] - [6] . However, no compact analytical threshold-voltage models exist for short-channel PD SOI DTMOS devices. In order to facilitate circuit simulation and to gain insights into device operation, in this paper, a closed-form threshold-voltage model for short-channel PD SOI DTMOS devices based on a quasi-2-D approach is described. In the following sections, the analytical model is derived first, followed by model verification and discussion.
II. MODEL DERIVATION
In a PD SOI DTMOS device biased under standard operating conditions, the silicon thin-film is partially depleted. Fig. 1 shows the cross section of the PD SOI DTMOS device. As shown in the figure, V sub is the back gate voltage, which can be grounded or any supply voltage depending on the operating conditions of the DTMOS device. In order to facilitate model derivation, excluding the bottom neutral region, the silicon thin-film is divided into three regions-(I) the left fully-depleted region near the source (0 < y < l 1 ), (II) the top fully-depleted region near the surface (l 1 < y < l 2 ), and (III) the right fully-depleted region near the drain (l2 < y < L). 
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where s is silicon permittivity, q is electron charge, N A is the doping density of the silicon thin-film, k is Boltzmann constant, T is temperature in Kelvin, ni is the intrinsic concentration, and ND is the n-type doping density of the source/drain region. Note that the source terminal is assumed to be grounded. The influence of V BS on l 1 and l 2 is assumed to be negligible to simplify the analysis.
A. Region (I)-0 < y < l1
Region (I) is the left fully-depleted region near the source (0 < y < l1). In Region (I), 2-D Poisson's equation is: 
The electrostatic potential in Region (I) can be approximated by the following equation [7] : , ii) at the Region (I)/Region (II) interface, the surface electrostatic potential is 9 s1 (l 1 ) = 9 l1 , where 9 l1 is the surface electrostatic potential at y = l1, one obtains the surface potential in Region (I) as shown in (4) at the bottom of the next page. 
B. Region (II)-l
While deriving the threshold voltage model, among three regions, Region (II) is the most important. In order to increase the precision of the model and based on MEDICI 2-D simulation results, instead of the second-order approximation as shown in (2), a third-order expression has been adopted for approximating the electrostatic potential in Region (II):
92(x; y) = a02(y) + a12(y)x + a22(y)x 2 + a32(y)x 3 : (6) The four boundary conditions for solving (5) are i) at the top surface, the surface electrostatic potential is 9 2 (0; y) = 9 s2 (y), ii) at the top surface, the vertical electric field is (5) and (6) Solving (7) with two boundary conditions: i) at the Region (I)/Region (II) interface, its surface electrostatic potential is 9 s2 (l 1 ) = 9 l1 , ii) at the Region (II)/Region (III) interface, its surface electrostatic potential is 9 s2 (l 2 ) = 9 l2 , where 9 l2 is the surface electrostatic potential at y = l 2 , one obtains (8) , as shown at the bottom of the page.
C. Region (III)-l 2 < y < L
Similar to Region (I), Region (III) is the right fully-depleted region near the drain (l 2 < y < L) except that the boundary conditions are different-i) at the Region (II)/Region (III) interface, its surface potential is 9s3(l2) = 9 l2 , ii) at the drain end, its potential is 9 s3 (L) = 8 bi + V DS . In Region (III), its surface electrostatic potential can be obtained using a similar method as for Region (I), as shown in (9) at the bottom of the next page, where 3 = 1 , 3 = 1 , and 3 = 1 .
In order to have a consistency in the electrostatic potential in Regions (I)-(III), and since the electrostatic potential and the lateral electric field should be continuous at the Region (I)/(II) and (II)/(III) interfaces (y = l1, y = l2): 9s1(l1) = 9s2(l1) = 9 l1 , 9s2(l2) = 9s3(l2) = 9 l2 : d9 s1 (y) From (4), (8), and (9), one obtains in which, in order to consider the influence of the lateral and the vertical electric fields, 2 and 2 are approximated as the value at x = w d =2.
As shown in (13), the threshold voltage of the PD SOI DTMOS device is a function of its gate voltage-dynamic threshold.
III. MODEL VERIFICATION
In order to verify the validity of the compact threshold-voltage model for short-channel PD SOI DTMOS device, the analytical model results have been compared with the experimental data [3] and MEDICI 2-D simulation results. The key parameters of the n-channel PD SOI DTMOS devices under study are given in Table I .
Based on the analytical model, experimental data and MEDICI 2-D simulation results, Fig. 2 shows the threshold voltage vs. body voltage of the n-channel PD SOI DTMOS device for different channel lengths.
As shown in the figure, when V BS increases, its threshold voltage decreases. In contrast, for non-DTMOS devices, the threshold voltage is independent of the body voltage. Due to short-channel effects, when channel length is scaled down, the threshold voltage of the DTMOS device becomes smaller. When the body voltage becomes larger, its short-channel effects become less noticeable. As shown in the figure, the analytical model results correlate well with the experimental data [3] and MEDICI 2-D simulation results. Fig. 3 shows the threshold voltage versus channel length of the n-channel PD SOI DTMOS device. As shown in the figure, with a more heavily doped thin-film and a thinner gate oxide, its shortchannel effects are less noticeable. Also shown in the figure, at a larger VDS, the short-channel effects due to drain-induced-barrier lowering (DIBL) are more noticeable. Furthermore, at a high V BS , its short-channel effects are smaller, which is identical to the results as shown in 
IV. DISCUSSION
The threshold-voltage model [(13)] for short-channel DTMOS devices is derived from the quasi-2-D approach as described before. Considering a long channel case (L ! 1), from (10) 
which is the conventional 1D threshold voltage formula. The threshold voltage formula [(13)] also includes the drain-induced-barrier-lowering (DIBL) effects. As described in the last section, compared to the device without the DTMOS structure (VBS = 0 V), the DTMOS device (VBS 6 = 0 V) has less DIBL-induced short-channel effects, which can be reasoned as follows. Owing to the body-tied-to-gate structure, the gate control capability over the channel region is enhanced as compared to the case without the DTMOS configuration. As a result, the drain induced electric field over the lateral channel region has been offset by the increased surface potential caused by V BS -the DTMOS configuration. Consequently, for the DTMOS cases, when V BS is increased, DIBL is noticeably reduced. Based on the analytical model, Fig. 4 shows the location in the lateral channel with the minimum surface electrostatic potential versus drain voltage of the n-channel PD SOI DTMOS device. As shown in the figure, at a higher VDS, the location with the minimum surface electrostatic potential moves closer to the source end. Compared to the case without the DTMOS configuration (V BS = 0 V), with the DTMOS configuration (VBS > 0 V) the location with the minimum electrostatic potential moves away from the source end-less DIBL, which confirms the results in Fig. 3 .
V. CONCLUSION
In this paper, a closed-form threshold-voltage model for shortchannel partially-depleted (PD) SOI dynamic-threshold MOS (DTMOS) devices based on a quasi-2-D approach has been presented. As verified by experimental data and 2-D simulation results, this compact model provides an accurate prediction of the thresholdvoltage behavior of the short-channel PD SOI DTMOS devices. Based on the analytical model, as verified by the 2-D simulation results, PD SOI DTMOS devices have less short-channel effects including DIBLinduced short-channel effects.
APPENDIX DERIVATION OF (3)
In the Appendix, derivation of (3) is described.
From (2), with the first boundary condition i) 91(0; y) = 9s1(y), one obtains a 01 (y) = 9 s1 (y):
From the derivative of (2) 
From (2), at x = tsi, one obtains 9 1 (t si ; y) = a 01 (y) + a 11 (y)t si + a 21 (y)t 
Using (A1), (A3), and (A6) in (2), and then taking second-order derivatives of (2) 
From (A7), (A8), and (1), one obtains (3).
I. INTRODUCTION
The current trend of ULSI technology is toward low-power and low-voltage applications, where accurate transistor modeling near the threshold condition is becoming more and more important. This is the regime in which a MOSFET changes its region of operations from strong to weak inversion and from linear to saturation when the gate voltage (V gs ) reduces at a fixed drain voltage (V ds ). The fundamental physics of MOSFETs is based on charge inversion by the vertical field (Vgs) in the channel and carrier transport by the parallel field (V ds ) along the channel. The difficulty in modeling near threshold voltage (Vt) lies in the presence of both inversion and depletion charges as well as both drift and diffusion currents.
As witnessed by the industry-standard Berkeley Short-channel Integrated-gate FET Model (BSIM) [1] - [3] , conventional piecewise models have evolved to continuous single-region models that have is used to characterize the subthreshold current, in which length-and bias-dependent subthreshold slope has been physically modeled. Our previously formulated I ds model [5] has been improved in the subthreshold regime with continuous inversion and depletion charges, effective mobility and effective field, series resistance, and effective gate overdrive. Currently, our model does not include narrow-width effect.
II. MODEL FORMULATION
A major contribution to single-region MOSFET current modeling is attributed to the introduction of the effective gate overdrive [4] V ge = 2nv th ln; 1 + e (V 0V )=(2nv ) 1 + 2n(Cox=C d )e 0(V 0V 02V )=(2nv ) (1) in which an offset voltage V o to characterize the leakage current at zero gate bias is used as a fitting parameter. The smoothing function (1) makes it possible that the unified inversion charge when Vgs 0 Vt < 2V o [6] , [7] thus, the factor 1 in the denominator of (1) can be ignored and ln(1 + e x ) in the numerator approaches e x . In (1) and (2c), v th = kT =q is the thermal voltage. C ox = " ox =t ox is the gate oxide capacitance per unit area.
is the subthreshold slope factor. And is the depletion capacitance, which is modified for the factor 0:75s based on the assumption that at subthreshold, the surface potential (s = 2F 01s, [5] ) is the average of weak (F) and strong (2F) inversion condition [7] . The length-dependent subthreshold slope, given by (2d) and (2e), is implicitly embedded in the barrier-lowering term, 1s [5] .
For V t +V o < V gs < V t (V o is normally negative), the MOSFET is in moderate inversion, which is modeled by the smoothing function (1). The parameter V o must be extracted from the measured terminal I ds 0 V gs data, in which a finite V ds must be applied. However, both 0018-9383/02$17.00 © 2002 IEEE
